# **Power MOSFET** 25 V, 73 A, Single N–Channel, DPAK/IPAK

#### Features

- Trench Technology
- Low R<sub>DS(on)</sub> to Minimize Conduction Losses
- Low Capacitance to Minimize Driver Losses
- Optimized Gate Charge to Minimize Switching Losses
- These are Pb-Free Devices

### Applications

- VCORE Applications
- DC-DC Converters
- High/Low Side Switching

MAXIMUM RATIN	<b>GS</b> (T <sub>J</sub> = 2	5°C unless oth	nerwise state	ed)	
Para	ameter		Symbol	Value	Unit
Drain-to-Source Vol	Drain-to-Source Voltage			25	V
Gate-to-Source Volt	tage		V <sub>GS</sub>	±20	V
Continuous Drain		T <sub>A</sub> = 25°C	Ι <sub>D</sub>	14	A
Current R <sub>θJA</sub> (Note 1)		T <sub>A</sub> = 85°C		10.9	
Power Dissipation $R_{\theta JA}$ (Note 1)		T <sub>A</sub> = 25°C	PD	2.0	W
Continuous Drain		T <sub>A</sub> = 25°C	ID	11.2	А
Current R <sub>0JA</sub> (Note 2)	Steady	T <sub>A</sub> = 85°C		8.7	
Power Dissipation $R_{\theta JA}$ (Note 2)	State	T <sub>A</sub> = 25°C	PD	1.3	W
Continuous Drain		T <sub>C</sub> = 25°C	I <sub>D</sub>	73	А
Current R <sub>0JC</sub> (Note 1)		T <sub>C</sub> = 85°C		56	
Power Dissipation $R_{\theta JC}$ (Note 1)		T <sub>C</sub> = 25°C	PD	54.5	W
Pulsed Drain Current	t <sub>p</sub> =10μs	T <sub>A</sub> = 25°C	I <sub>DM</sub>	146	A
Current Limited by P	ackage	T <sub>A</sub> = 25°C	I <sub>DmaxPkg</sub>	45	Α
Operating Junction a Temperature	ind Storage		T <sub>J</sub> , T <sub>STG</sub>	-55 to +175	°C
Source Current (Bod	y Diode)		ا <sub>S</sub>	45	Α
Drain to Source dV/dt		dV/dt	6	V/ns	
Single Pulse Drain-to-Source Avalanche Energy (T <sub>J</sub> = 25°C, V <sub>DD</sub> = 50 V, V <sub>GS</sub> = 10 V, I <sub>L</sub> = 15 A <sub>pk</sub> , L = 1.0 mH, R <sub>G</sub> = 25 $\Omega$ )		EAS	112.5	mJ	
Lead Temperature for (1/8" from case for 1		Purposes	ΤL	260	°C

**MAXIMUM RATINGS** (T<sub>J</sub> = 25°C unless otherwise stated)


Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.




# **ON Semiconductor®**

#### http://onsemi.com


V <sub>(BR)DSS</sub>	R <sub>DS(ON)</sub> MAX	I <sub>D</sub> MAX
25 V	$6.2 \text{ m}\Omega @ 10 \text{ V}$	73 A
20 1	9.3 mΩ @ 4.5 V	754



N-CHANNEL MOSFET







### ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 6 of this data sheet.

#### THERMAL RESISTANCE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Junction-to-Case (Drain)	$R_{ ext{ heta}JC}$	2.75	°C/W
Junction-to-TAB (Drain)	$R_{\thetaJC-TAB}$	3.5	
Junction-to-Ambient – Steady State (Note 1)	$R_{\theta JA}$	73.5	
Junction-to-Ambient – Steady State (Note 2)	$R_{\theta JA}$	116	

Surface-mounted on FR4 board using 1 sq-in pad, 1 oz Cu.
Surface-mounted on FR4 board using the minimum recommended pad size.

# **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = 25°C unless otherwise specified)

Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
OFF CHARACTERISTICS				-			
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	$V_{GS}$ = 0 V, I <sub>D</sub> =	= 250 μA	25			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V <sub>(BR)DSS</sub> / T <sub>J</sub>				22		mV/°C
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 20 V	$T_J = 25^{\circ}C$			1.0	
		V <sub>DS</sub> = 20 V	T <sub>J</sub> = 125°C			10	μΑ
Gate-to-Source Leakage Current	I <sub>GSS</sub>	V <sub>DS</sub> = 0 V, V <sub>GS</sub>	= ±20 V			±100	nA
ON CHARACTERISTICS (Note 3)							
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{GS} = V_{DS}, I_D$	= 250 μA	1.45		2.5	V
Negative Threshold Temperature Coefficient	V <sub>GS(TH)</sub> /T <sub>J</sub>				5.3		mV/°C
Drain-to-Source On Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = 10 V	I <sub>D</sub> = 30 A		5.2	6.2	
		V <sub>GS</sub> = 4.5 V	I <sub>D</sub> = 30 A		7.3	9.3	mΩ
Forward Transconductance	<b>9</b> FS	V <sub>DS</sub> = 1.5 V, I <sub>I</sub>	<sub>D</sub> = 15 A		55		S
CHARGES AND CAPACITANCES							
Input Capacitance	C <sub>ISS</sub>				1563		
Output Capacitance	C <sub>OSS</sub>	V <sub>GS</sub> = 0 V, f = 1.0 MI	Hz, V <sub>DS</sub> = 12 V		405		pF
Reverse Transfer Capacitance	C <sub>RSS</sub>				200		
Total Gate Charge	Q <sub>G(TOT)</sub>				12.8	19.2	nC
Threshold Gate Charge	Q <sub>G(TH)</sub>				1.3		
Gate-to-Source Charge	Q <sub>GS</sub>	$V_{GS}$ = 4.5 V, $V_{DS}$ = 7	15 V, I <sub>D</sub> = 30 A		4.7		
Gate-to-Drain Charge	Q <sub>GD</sub>				5.2		
Total Gate Charge	Q <sub>G(TOT)</sub>	V <sub>GS</sub> = 10 V, V <sub>DS</sub> = 1	5 V, I <sub>D</sub> = 30 A		25.7		nC
SWITCHING CHARACTERISTICS (Note	4)						
Turn-On Delay Time	t <sub>d(ON)</sub>				12.6		
Rise Time	t <sub>r</sub>	V <sub>GS</sub> = 4.5 V, V <sub>D</sub>	<sub>IS</sub> = 15 V,		20.2		ns
Turn-Off Delay Time	t <sub>d(OFF)</sub>	V <sub>GS</sub> = 4.5 V, V <sub>D</sub> I <sub>D</sub> = 15 A, R <sub>G</sub>	= 3.0 Ω		16.4		
Fall Time	t <sub>f</sub>				5.1		
Turn-On Delay Time	t <sub>d(ON)</sub>				7.7		
Rise Time	t <sub>r</sub>	V <sub>GS</sub> = 11.5 V, Vr	<sub>DS</sub> = 15 V,		17.3		
Turn-Off Delay Time	t <sub>d(OFF)</sub>	V <sub>GS</sub> = 11.5 V, V <sub>I</sub> I <sub>D</sub> = 15 A, R <sub>G</sub>	= 3.0 Ω		23.8		ns
	1	L L				1	-

Fall Time


t<sub>f</sub>

2.8


# **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = $25^{\circ}$ C unless otherwise specified)

Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
DRAIN-SOURCE DIODE CHARACT	ERISTICS						1
Forward Diode Voltage	V <sub>SD</sub>	V <sub>GS</sub> = 0 V,	$T_J = 25^{\circ}C$		0.87	1.2	
		V <sub>GS</sub> = 0 V, I <sub>S</sub> = 30 A	T <sub>J</sub> = 125°C		0.73		V
Reverse Recovery Time	t <sub>RR</sub>				11.6		
Charge Time	t <sub>a</sub>	V <sub>GS</sub> = 0 V, dIS/d	t = 100 A/μs,		7.8		ns
Discharge Time	t <sub>b</sub>	$V_{GS}$ = 0 V, dIS/dt = 100 A/µs, I_S = 30 A			3.7		
Reverse Recovery Charge	Q <sub>RR</sub>				3.0		nC
PACKAGE PARASITIC VALUES							
Source Inductance	L <sub>S</sub>				2.49		nH
Drain Inductance, DPAK	L <sub>D</sub>				0.0164		
Drain Inductance, IPAK	L <sub>D</sub>	T <sub>A</sub> = 25°C			1.88		
Gate Inductance	L <sub>G</sub>				3.46		
Gate Resistance	R <sub>G</sub>				0.7		Ω

## **TYPICAL PERFORMANCE CURVES**



### **TYPICAL PERFORMANCE CURVES**



# TYPICAL PERFORMANCE CURVES




Figure 13. Thermal Response


#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NTD4858NT4G	DPAK (Pb-Free)	2500 / Tape & Reel
NTD4858N-1G	IPAK (Pb-Free)	75 Units / Rail
NTD4858N-35G	IPAK Trimmed Lead (3.5 ± 0.15 mm) (Pb-Free)	75 Units / Rail

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

#### PACKAGE DIMENSIONS

**DPAK (SINGLE GAUGE)** CASE 369AA-01 ISSUE A



NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH.


	INC	HES	MILLIMETER				
DIM	MIN	MAX	MIN	MAX			
Α	0.235	0.245	5.97	6.22			
В	0.250	0.265	6.35	6.73			
С	0.086	0.094	2.19	2.38			
D	0.025	0.035	0.63	0.89			
Е	0.018	0.024	0.46	0.61			
F	0.030	0.045	0.77	1.14			
н	0.386	0.410	9.80	10.40			

	0.000	0.410	0.00	10.40
J	0.018	0.023	0.46	0.58
L	0.090	BSC	2.29	BSC
R	0.180	0.215	4.57	5.45
S	0.024	0.040	0.60	1.01
υ	0.020		0.51	
V	0.035	0.050	0.89	1.27
Ζ	0.155		3.93	

STYLE 2:

PIN 1. GATE 2. DRAIN 3. SOURCE 4. DRAIN

**SOLDERING FOOTPRINT\*** 




\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

#### PACKAGE DIMENSIONS

#### **3 IPAK, STRAIGHT LEAD** CASE 369AC-01

ISSUE O



#### PER ANSI Y14.5M, 1982. CONTROLLING DIMENSION: INCH. SEATING PLANE IS ON TOP OF DAMBAR POSITION. 3.

NOTES


2


DIMENSION A DOES NOT INCLUDE 4. DAMBAR POSITION OR MOLD GATE.

1.. DIMENSIONING AND TOLERANCING

	INC	HES	MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.235	0.245	5.97	6.22
в	0.250	0.265	6.35	6.73
С	0.086	0.094	2.19	2.38
D	0.027	0.035	0.69	0.88
Е	0.018	0.023	0.46	0.58
F	0.037	0.043	0.94	1.09
G	0.090	BSC	2.29 BSC	
н	0.034	0.040	0.87	1.01
J	0.018	0.023	0.46	0.58
К	0.134	0.142	3.40	3.60
R	0.180	0.215	4.57	5.46
V	0.035	0.050	0.89	1.27
W	0.000	0.010	0.000	0.25

#### **IPAK (STRAIGHT LEAD DPAK)** CASE 369D-01 ISSUE B





- NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH.

	INCHES		MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.235	0.245	5.97	6.35
В	0.250	0.265	6.35	6.73
С	0.086	0.094	2.19	2.38
D	0.027	0.035	0.69	0.88
Е	0.018	0.023	0.46	0.58
F	0.037	0.045	0.94	1.14
G	0.090	) BSC	2.29 BSC	
н	0.034	0.040	0.87	1.01
J	0.018	0.023	0.46	0.58
К	0.350	0.380	8.89	9.65
R	0.180	0.215	4.45	5.45
S	0.025	0.040	0.63	1.01
V	0.035	0.050	0.89	1.27
Ζ	0.155		3.93	

STYLE 2: PIN 1. GATE DRAIN
SOURCE

ON Semiconductor and 💷 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC observed on the paper of the provided in the evaluation of the rights of others. SCILLC products are not designed, intended, or authorized for use a components in systems intended for surgical implant into the body, or other applications. bit intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

NTD4858N/D

<sup>4.</sup> DRAIN